Neighbor word-line (WL) program disturb in a virtual ground array is studied for 45nm generation node. Unexpectedly, the interference plays no role and disturbance in the width direction (Y-disturb) is mainly induced by the injection of secondary hot electrons, which is similar to that in the length direction (X-disturb). Fine tuning the junction implantations or increasing the program WL bias can effectively improve the disturbances at both directions. Introduction Charge-trapping device is very attractive for replacing conventional floating gate (FG) NAND type flash memory because of slightly cell-to-cell interference beyond 40nm node [1, 2] . As demonstrated in [3] , no interference is observed for a 63nm TANOS device. However, in previously study [4, 5] , interference from adjacent WL has been identified in a NOR-type nitride-based flash memory even at 110nm generation node. Based on their simulations and observations, this interference effect cannot be ignored any more and should be well taken into consideration when defining the operation window for sub-60nm technologies. Predictions from NAND and NOR type arrays significantly contradicts and root causes remain unknown. In this paper, the interference effect between neighbor WLs is measured by using SONOS cells within a virtual ground NOR type array architecture [6] . In Fig. 1 , threshold voltage (V T ) and punch-through voltage (V PT ) of cells are plotted against its mask lengths and each data is an average of 5 points. Cells with W/L=0.045/0.08 µm are chosen and the ONO stacks are 9nm/7nm/5nm.
which is simulated in ref. [4, 5] . However, in Fig. 6 , the Y-disturb is found to correlate with junction implantations. It is insufficient for explanation that ∆V T is mainly contributed by capacitive coupling. Furthermore, in Fig. 7 , Bit-A is firstly programmed by about 4V. Meanwhile, the V T of Bit-C is also increased. And then, Bit-A is intentionally erased to see if Bit-C is affected or not. Unlike the interference observed in FG devices [10] , the Y-disturb cannot be recovered by removing charges on Bit-A. It is thus suspected that some electrons might inject into bit-C while bit-A is programming. In other words, X and Y disturbances might both originate from the secondary electrons induced by CHE. To enhance the injection efficiency of CHE, increasing the vertical field is one of the ways. In Fig.  8 , the X and Y disturbs are measured under different program WL voltage. Each data point represents an average of tens of cells when the programmed bits have a ∆V T = 4V. As shown in the figure, both disturbances decrease with increasing program WL bias. This implies that increasing the injection efficiency of CHE can reduce the generation of excess secondary electrons. That is why fine-tuning the process implantations works as illustrated in Fig. 6 . Because the X-disturb and Y disturb suffer from the same disturbance mechanism, a positive relationship should be found, as shown in Fig. 9 . The correlation factor is 0.9, implying that the two disturbances indeed have a strong correlation. To further analyze these results, a 3D simulator is employed and the experimental data can be repeated qualitatively from cell current point view. In Fig. 10 , the contour of surface electron current density of a simplified cell array is simulated. High gate and drain biases (V G /V D ) are applied to emulate the program status. It is interesting to find out that the carriers not only locate at the programmed cell but also spread out to neighbor cells (Bit-B and Bit-C) in spite of the existence of n+ junctions and cell isolation implantations. In Fig. 11 , three combinations of V G and V D are carefully chosen to keep similar injected gate current (I G of programmed cell). Similar to Fig. 8 , the gate current of disturbed cell (X-disturb and Y disturb) increased when V G /V D decreased. In next step, to quantitative fit the experimental results, the secondary electron energy should be considered as described in [9] . Conclusion In this study, we find that impact ionization-generated secondary electrons not only flow to a neighbor cell (X-disturb), but also flow to neighboring WL cells (Y-disturb). Thus, the X-disturb shows a strong relationship to the Y-disturb. Higher program WL bias or process optimization can alleviate these two disturbances by enhancing CHE injection efficiency. A qualitatively analysis done by a 3D simulator is also provided. 
